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FOREWORD
This report is a summary of the work performed on
NASA Contract NAS8-31944. The investigation was
conducted for the National Aeronautics and Space
Administration, George C. Marshall Space Flight
Center, Huntsville, Alabama. The Contracting
Officer's Technical Representative was Mr. F.
Villella.
The short-term objective of this preliminary study
of transisters, diodes, and FETS is to evaluate
the reliability of these discrete devices, from
different manufacturers, when subjected to power
and temperature step stress tests.
The long-term objective is to gain more knowledge
of accelerated stress testing for use in future
testing of discrete devices, as well as to
determine which type of stress should be applied
to a particular device or design.
This report is divided as follows: description of
tests, figures, tables, and appendix.
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	1.0	 INTRODUCTION
DCA Reliability Laboratory, under Contract
NAS8-31944 for NASA/Marshall Space Flight Center,
has compiled data for the purpose of evaluating
the effect of power/temperature step stress when
applied to a variety of semiconductor devices.
This report covers the switching diode JANTX1N5623
manufactured by SEMTECH and MICRO SEMICONDUCTOR.
A total of 48 samples from Semtech and 44 samples
from Micro Semiconductor were submitted to the
process outlined in Table 1. In addition, two
c.ntrol sample units were maintained for
verification of the electrical parametric testing.
	
2.0
	
TEST REQUIREMENTS
	
2.1	 Electrical
All test samples were subjected to the electrical
tests outlined in Table 2 after completing the
prior power/temperature step stress point. These
tests were performed using the Fairchild Model 600
High-Speed Computer-Controlled Tester. Additional
bench testing was also required on the devices.
	
2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to
power all the test devices during the power/temper-
ature stress conditions. The voltage was set by VF
and the current was varied in order to comply with
the specified power rating for the device. At
least one of the devices was subjected to maximum
rated power (MRP). All remaining devices were
1
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subjected to no less than 908 of MRP. See Figure 1
for load resistance values and voltages.
	
2.3	 Group I - Power Stress
Thirty-two units, 16 from each manufacturer, were
submitted to the Power Stress Process. The diodes
were stressed in 500-hour steps at 50, 100, 125,
150 and 175 percent of maximum rated power (MRP)
for 2500 hours or until 508 or more of the devices
in a sample lot failed.* Electrical measurements
were performed on all specified electrical
parameters after each power step. See Ta-
ble 1. (*See Notes at end of text.)
	
2.4
	
Group II - Temperature Stress I
Twenty-nine units, 15 from Semtech and 14 from
Micro Semiconductor, were submitted to the
Temperature Stress I Process. Group II was
subjected to 1600 hours of stress at maximum rated
power in increments of 160 hours. The temperature
was increased in steps of 250C, commencing at 750C
and terminating at 300 0C or until 508 or more of
the devices failed.* Electrical measurements were
performed on all specified electrical parameters
after each temperature step. See Table 1.
	
2.5	 Group III - Temperature Stress II
Thirty-one units, 17 from Semtech and 14 from
Micro Semiconductor, were submitted to the
Temperature Stress II Process. Group III was
subjected to 112 hours of stress at maximum rated
power in increments of 16 hours. The temperature
was increase9 in steps of 25 0C, commencing at
150 0C and terminating at 300 0C or until 508 or
2
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more of the devices in a sample lot failed.* Elec-
trical measurements were performed on all
specified electrical parameters after each
temperature step. See Table 1.
	
3.0	 DISCUSSION OF TEST RESULTS
	
3.1	 Group I - Power Stress
3.1.1	 Semtech.	 The Semtech	 sample	 lot completed the
entire	 2500 - hour	 Group	 I testing	 with	 one
catastrophic
	
failure.	 The failure occurred 50
hours into the 175 %
 MRP step. Serial number 7818
failed the maximum I 	 limit. Typical characteris-
tics of this sample lot's performance were;
1)	 The mean value for IR changed 137.66nA
from an initial mean of 58.24nA to a final
mean of 195.90nA.
2)	 The mean value for VF changed 0.003V
from an initial mean of 1.218V to a final
mean of 1.221V.
The control	 units for this sample lot remained
constant throughout the entire Group I Testing.
3.1.2 Micro Semiconductor. The Micro Semiconductor
sample lot completed a total of 1000 hours of
Group I Testing before the lot was stopped because
50% of the devices failed. The first failure
occurred 150 hours into the 100 % MRP step. Serial
number 7856 failed the maximum I  limit. The next
two failures occurred 250 hours into the 100% MRP
step. Serial number 7853 failed the maximum I 
limit. Serial number 7872 was removed from the
Group I Testing as a visual catastrophic failure.
3
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(See Table 8 for expl,.-iation.) The last five
failures occurred 500 hours into the 1008 MRP
step. Serial numbers 7846, 7873, 7874, 7875,
and 7877 were removed from the Group I Testing as
visual catastrophic failures. (See Table 8 for
explanation.) Typical characteristics of this
sample lot's performance were:
1) The mean value for I  changed 24.OnA
from an initial mean of 346.6nA to a final
mean of 322.6nA.
2) The mean value for VF changed 0.007V
from an initial mean of 1.506V to a final
mean of 1.513V.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
3.1.3 Statistical Summary -_Group I. Table 4 outlines
the results of Group I - Power Stress Process for
each of the electrical parameters and all
measurement points for both Semtech and Micro
Semiconductor.
3.2	 Group II - Temperature Stress I
3.2.1 Semtech. The Semtech sample lot completed 1440
hours of Group II Testing before the lot was
stopped. The only catastrophic failure occurred
160 hours into the 2750C-temperature step. Serial
number 7818 failed the maximum I R limit. Serial
numbers 7805, 7806, 7826, 7830, 7828, and 7832
were removed from the Group II Testing as
MIL-S-19500 parametric failures. Typical
characteristics of this sample lot's performance
were:
4
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1) The mean value for I  changed
154.04PA from an initial mean of 59.94nA
to a final mean of 154.10PA.
2) The mean value for VF did not change
from an initial mean of 1.220V to a final
mean of 1.220V.
The control units for this sample lot remained
constant throughout the entire Group II Testing.
3.2.2 Micro Semiconductu r . ThP Micro Semiconductor
sample lot completed 480 hours of Group II Testing
before the lot was stopped because 50% of the
devices failed. The first six failures occurred
160 hours into the 1050C-temperature step. Serial
numbers 7859, 7860, 7886, and 7861 failed the
maximum I  limit. Serial numbers 7881 and 7884
were removed from the Group II Testing as visual
catastrophic failures. (See Table 8 for explana-
tion.) The last two failures occurred 160 hours
into the 125 0C-temperature test Serial num-
ber 7862 was removed from the Group II Testing as
a visual catastrophic failure. (See Table 8 for
explanation.) Serial number 7883 was removed from
the Group II Testing as a visual catastrophic
failure. (See Table 8 for explanation.) Typical
characteristics of this sample lot's performance
were:
1) The :*jean value for IR changed
1664.5PA from an initial mean of 544.OnA
to a final mean of 1665.OPA.
2) The mean value for VF changed 1.434V
from an initial mean of 1.484V to a final
mean of 2.918V.
The control units for this sample lot remained
5
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constant throughout the entire Group II Testing.
3.2.3 Statistical Summary - Group II Table 5 of this
report outlines the results of Group II -
Temperature Stress I Testing, for each of the
electrical parameters and all of the measurement
points pertaining to both Semtech and Micro
Semiconductor.
3.3
	 Group III	 Temperature Stress II
3.3.1 Semtech. The Semtech sample lot completed the
entire 112-hour Group III Testing with no
catastrophic failures. Typical characteristics of
this sample lot's performance were:
1) The mean value for I  changed 20.58nA
from an initial mean of 80.32nA to a final
mean of 100.9nA.
2) The mean value for VF changed 0.009V
from an initial mean of 1.363V to a final
mean of 1.354V.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
3.3.2 Micro Semiconductor. The Micro Semiconductor
sample lot completed a total of 96 hours of Group
III Testing before the lot was stopped because 50%
of the devices failed. The first two failures
occurred 16 hours into the 2500C -temperature step.
Serial numbers 7627 and 7629 were removed from the
Group III Testing as visual catastrophic
failures.* Serial number 7668 failed the maximum
I  limit. Typical characteristics of this sample
lot's performance were:
6
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1) The mean value for I  changed 73.92VA
from an initial mean of 2.14VA to a final
mean of 76.06PA.
2) The mean value for VF changed 0.009V
from an initial mean of 1.36-V to a final
mean of 1.354V.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
3.3.3 Statistical Summary - Group III. Table 6 outlines
the results of Group III - Temperature Stress II
Testing, for each of the electrical parameters and
all of the measurement points for both Semtech and
Micro Semiconductor.
4.0
	
FINAL LA,rA SUMMARY
Table 7 statistically summarizes the change in the
mean value from the zero - your data to the final
data. The graphs of Figures 2 and 4 plot the
cumulative percent failures versus the temperature
stress level for Group II - Temperature Stress I,
and Group III - Temperature Stress rI. The graphs
of Figures 3 and 5 plot the time step for Group II
(160 hours) and Group III (16 hours) versus the
temperatures T1 and T2 calculated from Figures 2
and 4. Tables 8 and 9 summarize the failures
encountered for all three Stress groups. The
failures are separated into two categories:
catastrophic failures in Table 8 and parametric
failures in Table 9. The data from Table 8 were
used as a source for the graphs in Figures 2
and 4. Figures 2 and 4 were used as a source for
the graphs in 3 and 5, respectively. Junction
temperature is plotted on an inverse hyperbolic
7
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scale.
5.0	 CONCLUSIONS
In each of the three tests, the Semtech sample lot
performed better than the Micro Zemiconductor
sample lot. The three Semtech lots produced a
total of two catastrophic failures whereas each
Micro Semiconductor lot had to be stopped because
of a 50% or higher failure rate. Sinc-^- both
Semtech failures were due to excessive reverse
leakage current, only one diode underwent failure
analysis. The analysis showed that the reverse
leakage current fai-ure was due to surface
contamination which driven out of the glass
under the high temperature and bias of the step
stress test.
The failure mode for the Micro Semiconductor lots
was visual because of a detachinq
 lead. During the
Group I testing, one diode cracked in half.
Failure analysis on this group showed the glass of
the analyzed diodes cracked due to the high
junction temperatures reaches in the stress
testing. The leads fell off where the lead bonuing
material exceeded its melting temperature. The
Group II diodes that were analyzed met all the
specified limits `or reverse leakage current.
Those which dould be tested for VF met the limit.
It was noticed that the diodes which were missing
paint were quite sensitive to light, wh i ch caused
a large increase in the leakage measurement.
Complete graphs showing cumulative failures for
Group II and III for the Semtech sample lo*_ could
not be drawn because of an insufficient number of
Group II failure points and an absence of Group
8
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III failure points (Figures 2 and 3). Because of
the visual failures in both Groups II and III, a
complete graph for the Micro Semiconductor sample
lot could not be drawn (Figures 4 and 5).
A broken circle around a marked point on the graph
indicates a freak failure not calculated as part
of the regression line. A solid circle around a
marked point indicates an isolated main failure
point. The regression line was calculated using
the least squares method.
The activation energy was calculated from the
formula:
8.63 X
	 10 -5 eV/oK
E	 fn
	
=
	 ( tl)	 1	 12	 T1 +273 )	 C T 2+ 273 1 eV
	
Where:	 t l = step of Group 11 - Temp Stress I =160 hrs.
t 2 = step of Group III - Terap Stress II = 16 hrs.
T 1 = temperature in 0  of 16% failure for Group Ii.
T 2 = temperature in 0  of 16% failure for Group III.
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NOTE:
* Conditions for failure:
A) Open or short
B) Leakage exceeds the maximum limit by 100 times
C) Other parameters exceed MIL limits by 50% or more.
IN = 16
R1 = 1V/I + 1%
Pd = IE
^^ t
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SWITCHING DIODES
FIGURE 1
Power/Temperature Stress Circuit
for JANTXIN5623
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TA!?LE 1
TEST FI,'_)W DIAGRAM
INITIAL
ELECTRICAL
TESTS
Per Table 2.
(2)'ti	16)*	 **	 (15)*: 1 (14)**	 (17)*	 1 (14)**
Temperature Step	 Temperature Step
Non-Operating
	 Power Stress
	 Stress I	 Stress II
Control Group	 TA = 25°C
	 100 Percent MRP	 100 Percent MRP
	
Note 3	 Note 4
0 .50 MRP
500 Hours
	
TA = 15°C	 TA = 150°C
Note 1	 t = 160 Hours	
t = 16 Hours
1.0 MRP
500 Hours
	
TA = 100°C
	
TA = 175°C
Note 1	 t = 160 Hours	
t = 16 Hours
1.25 MRP	 TA = 125°C
	
TA = 200°C
500 Hours
Note 2	
t = 160 Hours	 t = 16 Hours
1.5 MRP
500 Hours	 25°C Steps	 25°C Steps
Note 2
1	 7	 77-7
1.75 MRP
100 Hours	
TA = 300°C	 TA = 300°C
t = 160 Hours	 t = 16 Hours
Note 2
*Quantity per manufacturer (SEMTECH)
** Quantity per manufacturer (MICRO SEMICONDUCTOR)
NOTES:
1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
2) Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.
3) Electrical measurements per Table 2 were made at the end of each 160 hours.
4) Electrical measurements per Table 2 were made at the end of each 16 hours.
16
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NOTE
FOR TABLES
4 THROUGH 7
i
The minimum/maximum initial and final
data generally have an absolute accuracy
of +1% of the reading and + one digit
I
except for readings greater than 9.99mA
which have an absolute accuracy of +2%
of the reading and + one digit. The data
also have a resolution for four digits.
The standard deviations, means, delta
means, and average means are, therefore,
valid indicators of trends over time and
temperature, excepting the minor
statistical computer error of supplying
I
a constant number of significant digits.
I
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JANTXlNS623
APPENDIX A
FAILURE ANALYSIS
POWER STRESS
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JANTX1N5623
FAILURE ANALYSIS
Date	 5 January 1979
J/N 2CN242-19A PIN	 1N5623 MFR SEMTECH
FAILURE VERIFICATION:
%d Point: End Point:
PIV I	 @ V	 @ INITIAL INITIAL
SIN -volts- H F REJ. AT TEST REJ. FOR:
1000 V. do 3. OA	 do SEQUENCE NO.:
7818 >1100 (Uns) 100uA 1.8V 53 (175% MRP I 1600 Hrs.)
VISUAL INSPECTION
The external paint is missing.	 There are no other visual defects on this sample (see
Figure A-1).
*h FE trace present. Cannot meet stated test conditions. 	 (Leaky)
* *h FF trace very leaky.
- - - - -
- - - - - - - - - - - - -
- - - - - - - - - - -	 - -
D=drift H=hysteresis Inv=inversion
- - - -
R=resistive S=soft Uns=unstable
27
JANTXIN5623
FAILURE ANALYSIS
Date 7
J/N	 2CN242-19A	 P/N 1N5623	 MFR MICRO SEMICONDUCTOR
FAILURE VERIFICATION:
d Point: bnQo4Dts:
A Max.
PIV
IR @ VF @
INITIAL INITIAL
SIN
-volts- REJ. AT TEST REJ. FOR:
1000 V.dc 3. OA	 dc. SEQUENCE NO.:
7846 Cannot be test d Cann(t be tested 17	 (100% MRP Broken glass
1000 Hrs.)
7872 620 Cannot test 15 (100% MRP Lead off
750 Hrs.)
7875 >1100 450uA Cannot test 17 (100% MRP Lead off
1000 Hrs.)
VISUAL INSPECTION
SIN 7846 has a broken glass case and silicon die (see Figure A-2).
SIN 7872 and 7875 have cracked glass and a missing lead (see Figure A-3).
*h FE trace present. Cannot meet stated test conditions. 	 (Leaky)
**hFE trace very leaky.
D =drift H=hysteresis Inv =inversion R=resistive S=soft Uns=unstable
28
"IRi1))	 JANTX1N5623
CONCLUSIONS
Semtech sample number 7818 has failed for reverse
leakage current because of surface contamination
which was driven out of the glass under the high
temperature and bias of the step stress test.
The glass of all the Micro Semiconductor diodes
cracked due to the high junction temperatures
reached its 'his stress testing. The leads fell off
when the lead bonding material exceeded its
melting temperature.
29
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FIGURE A-- 1
SIN 7818, Semtccn device, 10X.
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ORIGINAL PAGE IS
OF POOR QUALITY
FIGURE A-2
SIN 7846, Micro Semiconductor, 10X.
Sample showing broken glass and die.
1	 ° 
Ise	 2 ^,	 ^'/AY V	 ^	 it
3,ht
FIGURE A-3
SIN 7872, Micro Semiconductor, 10X.
Typical cracked glass and detached external lead.

0 ^A 01FWAO'd JANTX1N5623
FAILURE ANALYSIS
Date	 14 April. 1978
J/N 2CN242-19C	 PIN	 1N5623	 MFR MICRO SEMICONDUCTOR
FAILURE VERIFICATION:
PIV I 	 @ VF @ INITIAL INITIAL
SIN 'volts- REJ. AT TEST REJ. FOR:1000 V. do 3A	 do SEQUENCE NO.:
lim - 0.5VA lim = 1.6p
7631 1080 300 nA 1.36 13 IR; lead off
7628 1100 300 nA 1.42 13 IR; lead off
7629 500 300 nA Cannot test 01 and 05 IR; lead off
VISUAL INSPECTION
The MSC diodes fell apart where the external leads were connected to the heat sink. 	 These
losses occurred at test sequence 11	 (2500C) and 13 (2750C).	 Paint is missing from all parts.
SIN 7629 also has cracked glass (see Figure B-1). 	 All external leads are oxidized but still
r_ondu^tive.
CONCLUSIONS
At the time of this analysis, the three samples met the specified limits for reverse leakage
current and the two which could be tested for VF met the limit.	 It was noticed that the
diodes with their missing paint were quite sensitive to light, which caused a large increase
in the leakage measurement.
*h FE trace present. Cannot meet stated test conditions.	 (Leaky)
**h FE trace very leaky.
- - -
- - - - - - - - - - - - - - -
D=drift
- - - - - - - - - - - - - - - - 	 -
H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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FIGURE 13-1
SIN 7629, Micro Semiconductor, 25X.
Arrows indicate missing lead
location and cracked glass.
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